• aarch64@programming.dev
    link
    fedilink
    English
    arrow-up
    2
    ·
    22 days ago

    I’d say it’s more an unfortunate consequence of confusing industry terminology. Sub-nanometer refers to the process, not the finished size of the chip. Smaller processes can fit more transistors in the same space.

    • Pennomi@lemmy.world
      link
      fedilink
      English
      arrow-up
      1
      arrow-down
      1
      ·
      22 days ago

      They call it industry terminology, I call it false advertising. They could easily have used transistors per square mm.

      The whole industry needs to be corrected.